1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
|
#include "fxlib.h"
#define PLL_28x /*0011011*/ 27 // 101.5 MHz
#define PLL_26x /*0011001*/ 25 // 94.3 MHz
#define PLL_24x /*0010111*/ 23 // 87 MHz
#define PLL_20x /*0010011*/ 19 // 72.5 MHz
#define PLL_18x /*0010001*/ 17 // 65.25 MHz
#define PLL_16x /*0001111*/ 15 // 58 MHz (NORMAL SPEED)
#define PLL_15x /*0001110*/ 14 // 54.37 MHz
#define PLL_12x /*0001011*/ 11 // 43.5 MHz
#define PLL_8x /*0000111*/ 7 // 29 MHz
#define PLL_6x /*0000101*/ 5 // 21.75 MHz
#define PLL_4x /*0000011*/ 3 // 14.5 MHz
#define PLL_3x /*0000010*/ 2 // 10.8 MHz
#define PLL_2x /*0000001*/ 1 // 7.25 MHz
#define PLL_1x /*0000000*/ 0 // 3.6 MHz
#define ICLK_2 /*00000*/ 0
#define ICLK_3 /*00001*/ 1
#define ICLK_4 /*00010*/ 2
#define ICLK_6 /*00011*/ 3
#define ICLK_8 /*00100*/ 4
#define ICLK_12 /*00101*/ 5
#define ICLK_16 /*00110*/ 6
#define ICLK_24 /*00111*/ 7
#define ICLK_32 /*01000*/ 8
#define ICLK_36 /*01001*/ 9
#define ICLK_48 /*01010*/ 10
#define ICLK_72 /*01011*/ 11
const int PLLs[] = {PLL_1x, PLL_2x, PLL_3x, PLL_4x, PLL_6x, PLL_8x, PLL_12x, PLL_15x, PLL_16x, PLL_18x, PLL_20x, PLL_24x, PLL_26x, PLL_28x};
const int DIVs[] = {ICLK_2, ICLK_3, ICLK_4, ICLK_6, ICLK_8, ICLK_12, ICLK_16, ICLK_24, ICLK_32, ICLK_36, ICLK_48, ICLK_72};
int key = 0;
char*cur = 0x00000000;
volatile unsigned int*FRQCR = (unsigned int*) 0xA4150000;
void printXY(int x, int y, char *text, int useless)
{
PrintMini(x * 6,y * 6, text, MINI_OVER);
}
void update(void) {
int warning = 0;
Bdisp_AllClr_VRAM();
printXY(2, 1, " Operating Frequency", MINI_OVER);
printXY(3, 2, " Freq:", MINI_OVER);
printXY(3, 3, " ICLK:", MINI_OVER);
printXY(3, 4, " PCLK:", MINI_OVER);
printXY(3, 5, " BCLK:", MINI_OVER);
printXY(3, 6, " SCLK:", MINI_OVER);
printXY(1, 7, " U/D - FRQ, L/R - ICLK", MINI_OVER);
switch((*FRQCR & 0x3F000000) >> 24) {
case PLL_28x:
cur = " 101.5 MHz !!!";
warning = 1;
break;
case PLL_26x:
cur = " 94.3 MHz";
break;
case PLL_24x:
cur = " 87 MHz";
break;
case PLL_20x:
cur = " 72.5 MHz";
break;
case PLL_18x:
cur = " 65.3 MHz";
break;
case PLL_16x:
cur = " 58 MHz (NORM)";
break;
case PLL_15x:
cur = " 54.4 MHz";
break;
case PLL_12x:
cur = " 43.5 MHz";
break;
case PLL_8x:
cur = " 29 MHz";
break;
case PLL_6x:
cur = " 21.7 MHz";
break;
case PLL_4x:
cur = " 14.5 MHz";
break;
case PLL_3x:
cur = " 10.8 MHz";
break;
case PLL_2x:
cur = " 7.25 MHz";
break;
case PLL_1x:
cur = " 3.6 MHz";
break;
default:
cur = " INVALID";
break;
}
printXY(9, 2, cur, MINI_OVER);
switch((*FRQCR & 0x00F00000) >> 20) {
case ICLK_72:
cur = " 1/72";
break;
case ICLK_48:
cur = " 1/48";
break;
case ICLK_36:
cur = " 1/36";
break;
case ICLK_32:
cur = " 1/32";
break;
case ICLK_24:
cur = " 1/24";
break;
case ICLK_16:
cur = " 1/16";
break;
case ICLK_12:
cur = " 1/12";
break;
case ICLK_8:
cur = " 1/8";
break;
case ICLK_6:
cur = " 1/6";
break;
case ICLK_4:
cur = " 1/4";
break;
case ICLK_3:
cur = " 1/3 (NORM)";
break;
case ICLK_2:
cur = " 1/2 !!!";
warning += 2;
break;
default:
cur = " INVALID";
break;
}
printXY(9, 3, cur, MINI_OVER);
switch(*FRQCR & 0xF) {
case ICLK_72:
cur = " 1/72";
break;
case ICLK_48:
cur = " 1/48";
break;
case ICLK_36:
cur = " 1/36";
break;
case ICLK_32:
cur = " 1/32";
break;
case ICLK_24:
cur = " 1/24";
break;
case ICLK_16:
cur = " 1/16";
break;
case ICLK_12:
cur = " 1/12";
break;
case ICLK_8:
cur = " 1/8";
break;
case ICLK_6:
cur = " 1/6 (NORM)";
break;
case ICLK_4:
cur = " 1/4";
break;
case ICLK_3:
cur = " 1/3";
break;
case ICLK_2:
cur = " 1/2";
break;
default:
cur = " INVALID";
break;
}
printXY(9, 4, cur, MINI_OVER);
switch((*FRQCR & 0xF00) >> 8) {
case ICLK_72:
cur = " 1/72";
break;
case ICLK_48:
cur = " 1/48";
break;
case ICLK_36:
cur = " 1/36";
break;
case ICLK_32:
cur = " 1/32";
break;
case ICLK_24:
cur = " 1/24";
break;
case ICLK_16:
cur = " 1/16";
break;
case ICLK_12:
cur = " 1/12";
break;
case ICLK_8:
cur = " 1/8";
break;
case ICLK_6:
cur = " 1/6";
break;
case ICLK_4:
cur = " 1/4 (NORM)";
break;
case ICLK_3:
cur = " 1/3";
break;
case ICLK_2:
cur = " 1/2";
break;
default:
cur = " INVALID";
break;
}
printXY(9, 5, cur, MINI_OVER);
switch((*FRQCR & 0xF000) >> 12) {
case ICLK_72:
cur = " 1/72";
break;
case ICLK_48:
cur = " 1/48";
break;
case ICLK_36:
cur = " 1/36";
break;
case ICLK_32:
cur = " 1/32";
break;
case ICLK_24:
cur = " 1/24";
break;
case ICLK_16:
cur = " 1/16";
break;
case ICLK_12:
cur = " 1/12";
break;
case ICLK_8:
cur = " 1/8";
break;
case ICLK_6:
cur = " 1/6";
break;
case ICLK_4:
cur = " 1/4 (NORM)";
break;
case ICLK_3:
cur = " 1/3";
break;
case ICLK_2:
cur = " 1/2";
break;
default:
cur = " INVALID";
break;
}
printXY(9, 6, cur, MINI_OVER);
if(warning == 1 || warning == 3) {
printXY(1, 8, " UNSAFE FREQ/DIV VALUE", MINI_OVER);
} else if(warning == 2) {
printXY(1, 8, " TROUBLESOME DIV VALUE", MINI_OVER);
}
Bdisp_PutDisp_DD();
}
int AddIn_main(int isAppli, unsigned short OptionNum)
{
int i;
while(1) {
update();
switch (key) {
case KEY_CTRL_UP:
for(i = 0; i < 13; i++) {
if(((*FRQCR & 0x3F000000) >> 24) == PLLs[i]) {
change_freq(PLLs[i+1]);
update();
break;
}
}
break;
case KEY_CTRL_DOWN:
for(i = 1; i < 14; i++) {
if(((*FRQCR & 0x3F000000) >> 24) == PLLs[i]) {
change_freq(PLLs[i-1]);
update();
break;
}
}
break;
case KEY_CTRL_LEFT:
for(i = 0; i < 2; i++) {
if(((*FRQCR & 0x00F00000) >> 20) == DIVs[i]) {
change_iclk(DIVs[i+1]);
update();
break;
}
}
break;
case KEY_CTRL_RIGHT:
for(i = 1; i < 3; i++) {
if(((*FRQCR & 0x00F00000) >> 20) == DIVs[i]) {
change_iclk(DIVs[i-1]);
update();
break;
}
}
break;
default:
break;
}
GetKey(&key);
update();
}
return 0;
}
//****************************************************************************
//************** ****************
//************** Notice! ****************
//************** ****************
//************** Please do not change the following source. ****************
//************** ****************
//****************************************************************************
#pragma section _BR_Size
unsigned long BR_Size;
#pragma section
#pragma section _TOP
//****************************************************************************
// InitializeSystem
//
// param : isAppli : 1 = Application / 0 = eActivity
// OptionNum : Option Number (only eActivity)
//
// retval : 1 = No error / 0 = Error
//
//****************************************************************************
int InitializeSystem(int isAppli, unsigned short OptionNum)
{
return INIT_ADDIN_APPLICATION(isAppli, OptionNum);
}
#pragma section
|
